74F1763 查看數據表（PDF） - Philips Electronics

零件编号

产品描述 (功能)

生产厂家

74F1763

Intelligent DRAM controller (IDC)

Philips Electronics 

Philips Semiconductors

Intelligent DRAM controller (IDC)

Product specification

74F1763

TIMING DIAGRAMS (Continued)

CP

8

9

7

REQ

11

10

GNT

ALE

12

RA0–9,

CA0–9

ÇÇÇÇÇÇÇÇ1VA3AÇÇDLDIDRE1ÇÇS4S ÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇNOTÇÇE1 ÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇ

MA0–9

15

16

NOTE 2

HLDROW = 0

HLDROW = 1

VALID ROW ADDRESS

VALID COLUMN ADDRESS

ÇÇÇÇ

18

17

19

21

22

20

RAS

23

25

24

PAGE = 1

26

CAS

PAGE

DTACK

3-STATE

28

ÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇNO2ÇÇÇ7TE 3ÇÇÇÇÇÇÇÇÇÇÇÇ29

30

31

32

3-STATE

NOTE 1: If the RA0–9 and CA0–9 address inputs are not latched, RA0–9 inputs should remain valid until row address hold time is met and CA0–9 inputs should remain valid until column

address hold time is met.

NOTE 2: MA0–9 outputs will contain the present row address on the RA0–RA9 inputs or the last row address latched into the device.

NOTE 3: PAGE input may be asserted anytime before this rising clock edge in order to hold RAS low.

SF01404

Figure 2. Memory access cycle timing

1999 Jan 08

9

Share Link: