DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PCA8565 查看數據表(PDF) - Philips Electronics

零件编号
产品描述 (功能)
生产厂家
PCA8565
Philips
Philips Electronics Philips
PCA8565 Datasheet PDF : 26 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Philips Semiconductors
PCA8565
Real time clock/calender
3. Clear STOP (control/status 1, bit STOP = 0)
4. Set time registers to desired value
5. Apply 32 clock pulses to CLKOUT
6. Read time registers to see the first change
7. Apply 64 clock pulses to CLKOUT
8. Read time registers to see the second change.
Repeat 7 and 8 for additional increments.
8.8 Power-On Reset (POR) override
The POR duration is directly related to the crystal oscillator start-up time. Due to the
long start-up times experienced by these types of circuits, a mechanism has been
built in to disable the POR and hence speed up on-board test of the device. The
setting of this mode requires that the I2C-bus pins, SDA and SCL, be toggled in a
specific order as shown in Figure 5. All timings are required minimums.
Once the override mode has been entered, the device immediately stops being reset
and normal operation may commence i.e. entry into the EXT_CLK test mode via
I2C-bus access. The override mode may be cleared by writing a logic 0 to TESTC.
TESTC must be set to logic 1 before re-entry into the override mode is possible.
Setting TESTC to logic 0 during normal operation has no effect except to prevent
entry into the POR override mode.
handbook, full pagewidth
SDA
500 ns
2000 ns
SCL
8 ms
power up
Fig 5. POR override sequence.
override active
MGM664
9. Characteristics of the I2C-bus
The I2C-bus is for bidirectional, two-line communication between different ICs or
modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both
lines must be connected to a positive supply via a pull-up resistor. Data transfer may
be initiated only when the bus is not busy.
9.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must
remain stable during the HIGH period of the clock pulse as changes in the data line at
this time will be interpreted as a control signal (see Figure 6).
9397 750 10695
Product data
Rev. 01 — 31 March 2003
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
11 of 26

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]